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ABSTRACT
One method being used to determine energy levels(s) and electrical
activity of impurities in silicon is described. The method is called
Capacitance Transient Spectroscopy (CTS). It cart be classified into three
basic categories: the thermally stimulated capacitance method (TSCAP), the
voltage-stimulated capacitance method (VSCAP) $ and the light-stimulated
capacitance method (LSCAP); the first two categories are discussed. From the
total change in capacitance and the time constant of the capacitance response
emission rates, energy levels, and trap concentrations can be determined. A
major advantage of using CTS is its ability to detect the presence of
electrically active impurities that are invisible to other techniquesp such as
Zeeman effect atomic absorptions and the ability to detect more than one
electrically active impurity in a sample. Examples of detection of majority
and minority carrier traps from gold donor and acceptor centers in silicon ►
using the capacitance transient spectrometer are given to illustraT,e the
method and its sensitivity. Experimental examples are given to illustrate the
trap parameters that can be determined from capacitance transients, and the
experimental test procedure and equipment used are described.
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A	 Angstrom
oC	 Degrees Celsius
C	 Capacitance
C(t)	 Capacitance with respect to time
cn	 Capture rate of electrons
c 
Capture rate of holes
Coo Final capacitance
CO Initial capacitance
CTS Capacitance transient spectroscopy
6 Change in capacitance
do Direct current
DI Deionized
er Emission rate
en Emission rate of electrons
e 
Emission rate of holes
en Electron energy change during transition
E Hole energy change during transition
EC Electron energy at conduction band edge
Ev Electron energy at valence band edge
e Electric field
eo Permittivity of free space
AE Energy level with respect to band edge
I-V Current-voltage
0 Degrees Kelvin
k Boltzmann ' s constant
K Dielectric constant of semiconductor
s
LN2 Liquid nitrogen
MHz Megahertz
MOS Metal-oxide semiconductor
NDD Dopant impurity concentration
NTT Total trap conc„ent;.ration in cm-3
nT Trapped electron concentration
NTOTAL Total number of traps
pf Picofarad
q Electron charge
P	 Space-charge density
SIN
	
Signal-to-noise ratio
T	 Temperature
TSCAP	 Thermally stimulated capacitance
TC	 Thermocouple
TTTA	 Thermal activation temperature
Capacitance time constant
t 	
Filling (charging) time
V	 Voltage
VSCAP	 Voltage-stimulated capacitance
W	 Depletion width
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SECTION I
INTRODUCTION
In the development of new techniques to produce silicon for solar calls,
an utiderstanding of the affects of impurities on. semiconductor performance is
necessary. Impurities can be introduced into silicon in many ways,
intentionally and unintentionally. Dopant impurities such as phosphorus and
boron are intentionally introduced into silicon; their behavior has been
studied for many years (References 1 and 2). Unwanted impurities such as
iron, copper, molybdenum and others are the subject of current studies$ since
they have adverse effects on solar ce"* . Unwanted impurities introduce
deep-level trapping centers into silicon that affect carrier lifetimes
adversely. The trap energy level or levels that an impurity introduces depend
on how Seell it fits into the silicon lattice. With some impurities, the
tendency to form cont.ounds or precipitates on cooling, or their presence in
different lattice sites, may result in varying proportions of electrical
activity; the electrically active sites have the greatest effect on carrebr
lifetimes.
This report describes one mt^thod being used to determine energy level($)
and electrical activity of impurities in silicon. CTS was first suggested by
C. T. Sah in 1965; its effect was °drat observed in 1967 by Sah: et al
(Rel:erence 3), and was firOC diseltsed in a technical journal in 1971
(Reference 4). CTS is classified into three basic methods; the thermally
stimulated capacitance method (TSCAP), the voltage-stimulated capacitance
method (VSCAP), and the light-stimulated capacitance method (LSCAP). From the
total, change in capacitance during a thermally stimulated transient and the
time constant of the capacitance response, emission rates of trapped majority
and minority carriers, the energy level from the nearest band edge $ the
capture rate of the majority and minority carriers, trap concentration, and a
trap concentration profile can be determined. A major advantage of Busing CTS
is its ability to detect the presence of electrically active impurities that
are invisible to other techr.,iques, such as Zeeman-effect atomic absorption,
and the ability to detect more than one impurity in a sample. Another
advantage is its sensitivity; CTS can detect impurities as low as 1010
atoms/cm3
 in silicon doped with 1014
 atoms of phosphorus or boron per
cm3
 (Reference 3)r
In the present study, silicon wafers with secondary i;atentionally added
impurities were investigated. Primary impurities in all samples were either
phosphorus or boron. Secondary impurities included gold, copper, iron,
molybdenum and titanium. The theory behind this measurement is developed in
Section I1; the experimental procedure and a description of the samples are
given in Section III; measurement data, calculations, and results are
presented in Section IV. Section V contains a discussion of results, and a
summary is presented in Section VI.
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SECTION II
THEORY
Theoretical analysis of deep-level impurity renters is based on the
recombination kinetics of electrons and holes described by Shockley, Read, and
Hall (References S and 6). The Shockley-Read-Hall (SRN) model relates the
kinetics of the deep-level impurity centers in terms of M.6 activation energy
level of the centers and the four basic, processes of capture and emission of
holes and electrons (figure 1). Sah and Shockley (Reference 7) extended the
SRN modal to include centers with multiple energy levels. Each encrF, - .^ r
 level
has six parameters (en,. 
'fig• cn P ep, Pin , E), which must be defined to,
characterize the carrier generation-recombination trapping processes (.Figure 2).
The total rate coefficients are the sum of thermal, optical, and Auger-impact
rates, i.e.t
ep . et + ep + ep p + ep . n
where
e t n thermal rate
eo
 im optical rate
ep i n
 . Auger-impact rate
It is assumed that the thermal rates dominate; therefore e p
 et . in
general, only three of the six parameters are needed to characterize the
processes of recombination, generation, and trapping in semiconductors. This
assumption is only valid at thermal equilibrium (References 3 and 9). For
devices operated under non-equilibrium conditions, all six parameters must be
known. Sah (Reference 8) points out that the mass action law used to compute
capture rates can only be used for very rough estimates. Due to the large
transition energy, the experimental thermal emission rates are not
suiificiently accurate for calculating capture rates. The calculated results
could be orders of magnitude in error.
In this analysis the kinetic process coefficients are determined using
the capacitance transient method.
The analysis of the capacitance transient method begins with the rate
equation for a single-energy-level acceptor like an SRH center (Reference 6).
The rate equation is:
^
s
.- - (c,In + 
en 
+ c 
p p + e
p ) 
nT + (enn + e  ATT	 (1)
3
(a)"	 (b)"	 (C)"	 (d)"
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Figure 2, The Four Kinetic Coefficients (After Sah, Reference 7)
where
nT = number of filled traps
NTT - total number of traps
n,p - carrier concentrations
en , en s ep , ep
 s capture and emission rates
Equation 1 is non-linear, and for a reverse-biased diode the space charge
region is depleted, so n p - 0. Therefore, Equation 1 can be simplified to
SnT
-fit 	(en + ep ) nT + epNTT	 (2)
Considering states in the top half of the band gap only, then en :i> ep and
Equation 2 reduces to
SnT
—Ft — ennT	 (3)
where Equation 3 is a solution of
nT(t) - NTT E (-ent)	 (4)
4
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Now $
 looking at the capacitance of an abrupt p-n junction
C2 - KgeOP/2(VR + VD)
	
(5)
where
P .. q(NDD - NAA - nT)
VR w reverse bias voltage
VD w built-in voltage on metallurgical p-n junction
If the abrupt p-n ,junction has an n-type subatrate, Equation 5 becomes
qC2 (t) - 2 v Ra+0 vD IN,),) - nT (t)a	 (6)
If the capacitance is calculated at different values of time ) a change in
capacitance is obtained
C(t) - C(x) - C(t)
a C('4 TT a-ent
-- DD
* C(t) - Ajent	 (7)
wh6et A is constant if NTT and NDD are constants.
If a reverse-bias voltage (VR) is applied to a previously zero-biased
p-n junction, a>, change in capacitance can be seen. This transic$a,t response is
exponential if an is independent of an electric field.
If a p-n junction is zero biased, then pulsed with a reverse-bias
voltage V (, some or All the of trapo will be filled, depending on the
duration of the reverse--bias pulse ) which is referred to as "filling time" of
the traps.
For p+-n junction, considering only states above the middle of the
gap, the rate equation is
-&nT
_.9 a cnN (NTT - nT ) + ennT
This is a solution of
n (t) cn^  [1 - e-t(en + cnN))T	 en + cnN
5
(8)
(9)
t
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If the carrier dea.sity N is spatially constant and the junction is
reverse biased $ so that the space charge region is depletedp traps will be
fille.4 during the filling timep because en << cnN. Equation 9 becomes
aT(tF) . NTT[1	
C(-cnNtg)]	 (10)
where tV is the filling time.
The capacitance change becomes
C(t) 0 Ck) - C(t)
C(^ 
2NT^ 
-en [I- F(-cnNtF)^	 (1l)
DD
and at t . 0
N.
C C" 2N 
DD
 (I - 4E(`cnN tF
C , B[1 „ e(cnNtF )j	 (12)
where
B 0 C(OO)NTT/2NDD
It can be seen that, by fitting C at various filling times, the capture
rate (cnN) of electrons can be obtained' tad from Equation 7 the thermal
emission rate en of electrons can be obtained.
The theory presented above proposes that both the emission ra.te q and
capture rates can be obtained from a capacitance transient response of a p-n
junction diode.
a
6	 a
0
1
a
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SECTION Ill
ExPUIMENT
Xn the present study, silicon wafarae with ir-to'ntionally added secondary
impuritims ware used as test samples (maat4rialcs other than silicon can also be
used), All silicon wafers were out from ingots grown using the Czochralski
mathod and had a primary impurity of either phosphorus or boron, The secondary
impurities added in this experiment were ,gold, iron or titanium, All wafers
were approximately 15 mils thick. before chemical polishing. Resistivity meas-
uraments were performed on all wafers using a four-point probe system
(Reference 10) to determind approximately the electrically active impurity
concentrations (this measurement sees both primary and secondary impurities
together). All wafers were e1ae ►►►i,cally polished using 95% 1iNO3, 5% 111 solu-
tion with the sampleattachad. to as Teflon holder and rotated in the solution.
until the surface of the wafer appeared shiny, then were rinsed in deionized
water until the rinse-water resistivity wa g above 10 magohm. Wafere with
phosphorus as the primary itnpuri.ty (n-type silicon: were made into aluminum-
silicon Schottky bar-ier diodes about 30 mils in diameter (Figure 3). Wafers
with boron ass the pri.m^"^.- impurity (p-type silicon) were made into n +p junc-
tion diodes (Figure 4). ;before metallizing with aluminum or diffusing the p-n
iunction. all wafers were cleaned usin g a procedure designed to minimize
operator handlingand to reduce poarsible ► contamination by contact with multiple
chemicals:
Immerse wafers in 112SO4 (70.30) for 10 min.
'Rinse  under. running DI 1120 for 10 min.
Etch wafers in 1120, 11F (10:1) for 10 sac.
Rinse under running DI 1120 for 10 min.
Rinse>i in DI 1120 until rinse-water resistivity reaches 14 megohms
Blow-dry war<fer with dry N2
All wafers were metallized with 10-Angstrom aluminum. The aluminum was
than sintered at 45000 for about 30 minutes in dry nitrogen. After sin-
tering, all &iodes were checked on an l-V curve tracer to ensure that they were
working properly. Waa.fers were than cut into individual diodes and packaged.
I--V curves were taken on completed Schottky diodes to determine their breakdown
voltages and to verify their operation after packaging, The diode breakdown
voltage is needed in determining the maximum voltage per unit of bias voltage
used during TSCAP and VSCAP measurements. A Tektronix 575 curves tracer was
used to measure diode characteristic curves. Diodes are mounted on TO-5
headers, and metal caps are mounted on the headers and soldared in place
(Figure 3) to protect the diodes.
The first capacitance transient measurement performed on the completed
diode is the TSCAP measurement, This determines how many trapping levels exist
in the samples and at what temperature the trap is activated. The total con-
contration of as trap can also be determined from this measurement. Two 'TSCAP
methods are described, manual and automated:
The manual method test setup is shown in Figure 5. This setup consists
of five blocks: (1) a do power supply used to supply than bias voltage to the
SOL
"02
T
.U)
E
00
K s
Figure 3. TSCAP Test Device Using n-Type Silicon Substrate
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Figure 5 Manual TSCAP Method
test diode; (2) a 1.0 MHz capacitance meter with precision decade capacitory
Boonton Model 76-3A (the precision capacitor is used to null out the majority
of the junction capacitance so that capacitance changes of 0.1 pf or less can
be seen easily); (3) a temperature stagep used to lower the temperature of theA
test device, then raise the temperature again (Figures 6 and 7); (4) a
temperature controller circuit used to control temperature at one point or
increase it linearly (Figures 8 and 9); (5) an x-y-t plottero used to record
the data. The manual-method setup is shown in Figure 10. The procedure is:
(1) Zero-bias the diode (to fill the recombination centers with
electrons in n-type substrate or to fill them with holes in p- type
substrate) and lower the temperature to 77 0K with LN2.
(2) Switch to reverse bias, as determined from the I-V curve, and
record the capacitance or current transients.
(3) Allow the temperature of the test ;Bode to rise linearly with time.
A manual TSCAP plot is shown in Figurer 11. This plot shows one
p3pacitance transient for a sample containing iron when a temperature scan
over the range of 80 0K to 2000K was made. One of the problems related to
the manual method is achieving a truly linear temperature rise so that an
accurate value of C can be obtained. When the temperature rises, so does the
capacitance, whether a trap is present or not; the trap just adds to the
capacitance change, causing a lump in the curve. If the temperature is not
linear, many lumps will appear it-, the curve that are not caused by traps. In
order to eliminate the problem of differentiating between a change in
capacitance and a trap or temperature fluctuations a VSCAP measurement can be
made instead. VSCAP is best performed using an automated technique, so an
automated test system has been developed (References 11 and 12) (Figure 12).
In this methodr the basic building blocks used in the manual TSCAP are still
t 	 r
9
SUPPORT TUBE
(STAINLESS STEEL,
0.001 in. THICK) LIQUID NITROGEN (LN2)
GLASS DEWAR FLASK
ORIGINAL' , PAGE IS
OF POOR QUA ITY
V
onTEMPERATURE
CONTROL
CORK
	
CIRCUIT
a
9
i
HEATER WINDINGS
(NICHROME)
TC1
ALUMINUM BLOCK
TC2
HEATING BLOCK
(COPPER)
COOLING ROD
	 LN LEVEL[CU (0,25) in. dia,	 2
BRASS (0.375) in, dia,
or SS (0.5) in, dia 	 LN HEAT -
SINK (Cu)	 TC (ref)
Figure 6. Low-Temperature Chamber (After Sah t
 Reference 3)
C	 10
a
r
TC1
HEADER CAP
INDIUM RING
ALUMINUM BLOCK
CE SOCKET
N TO-6 TEFLON)
ORIGINAL PAGE; 13
OF POOR QUALITY
TO LN2
Figure 7. Sample Hole (After Sah j Re4reuce 3)
11
3
i
r
w	 r.
x
of
ORIGINAL PAGE IS
OF POOR QUALITY
10.16 kQ
MANUAL	 1 Mti
100 ko 68 kQ TC 1 TC2	 2,2 kA	 33 kO	 +
	
1 k tl	 +	 AUTO	 HP
HP418	 120k0	 6224
1,36 V	 1000
.......	 POWERWE
	 HEATER
TEMPERATURE COMPARING
	
LOW PASS	
AMPLIFIER
REFERENCE MEASUREMENT AMPLIFIER
	
FILTER
VOLTAGE
Figure 8. TSCAP Temperature-Control Circuit (C. T. Sah)
DEVICE
UNDER TEST
x-y.t
	
INPUT
PLOTTER	 1 MHz	 +
CAPACITANCE DC
IHP 7044)	 METER
(BOONTON 72B)
x	 y
TC 1
	TC2
DC POWER
SUPPLY(HP 6116A)
Figure 9. TSCAP Circuit
12
9
't
pF
a
ud
.ti
O
t
u
W
a^d
J
NH
ro
C
ro
O
v
7
OO
[s.
ORIGINAL FAGS ($
OF POOR QUALITY
13
a
uiU2
CU
a
,K(
U
TEMPERATURE, °K
Figure 11.	 A Manual TSCAP Method Curve
X-y-t
PLOTTER
	 ,^..-
(MONITOR)
PRECISION
DECADE 	CAPACITANCE TEMPERATURE
CAPACITOR
	
METER STAGE
TEMPERATURE
SET
DIGITAL TO ANALOG TO
ANALOG DIGITAL
INTERFACE
DIGITAL
PLOTTER! CALCULATOR
PRINTER
Figure 12. Automated VSCAP
14
200	 E
TEMPERATURE
SENSOR
OUTPUT:
1, EMISSION RATE
2. TRAP CONCENTRATION
3. ENERGY LEVEL
1
lc'^
MUX
SELECTOR
ORIGINAL PAGE 13
OF POOR QUALITY
DATE: 8.3.81
SAMPLE: W-119-F©
u1
1
usedy except that a programmable calculator is used to gather data and set the
bias voltage. Change is also made in the test procedures as the temperature
rises, the bias voltage is cycled from zero bias to reverse bias and back
again. This step increases the space-charge density, decreases the space-
charge layer, and increases the capacitance of the diode junction. This vol-
tage pulsing creates a capacitances transient (Figure 13 ai b, c). For the
non-trap capacitance rise the capacitance transient is small, but if a trap is
present it is identified clearly by a more definite transient. A different
output data format is shown in Figure 14; the computer plots the change in
capacitance during a transient in bar-graph form. Figure 14 shows a VSCAP
measurement on a test sample containing gold. In each of the procedures des-
cribed above, temperature was measured using T-type thermocouples. From th,se
TSCAP and VSCAP curves the positions on the curve (in terms of temperature) are
obtained for each trap element present,- making this technique ideal for
scanning samples to determine if electrically active traps are present e4 not.
The VSCAP test technique also offers additional data about the trap, such
as emission rate of carriers from the traps as a function of temperature, the
energy level that the trap occupies (from the nearest band edge), the capture
rate of carriesrs $
 and the concentration of traps as a function of temperature.
The emission rate of carriers is obtained from the capacitance transient
curves where the slope gives the emission rate (Figure 15). From a set of
emission rates versus temperature the Arrhenius equation is solved giving the
energy level of the tran as a resuit (Figure 1-),
The concentration of traps is obtained from the change in capacitance
during a transient response. The trap concentration profile is obtained by
measuring the total capacitance change as a function of applied reverse bias
(Reference 12) (Figure 17).
The capture rate of the majority carriers is determined by measuring the
total capacitance change as a function of zero-bias time (Figure 18).
To review briefly, the procedure for VSCAP is:
(1) Zero-bias the diode and reduce the temperature to the lowest point
where a transient occurs.
(2) Allow capacitance and temperature to stabilize. Thin may take
several minutes. This time can be varied to determine capture
rate.
(3) Sw.:ch to reverse, bias. Measure capacitance as a function of time.
(4) Calculate emission rate er from capacitance transient.
(5) Raise the temperature and repeat Steps 2, 3 and 4 for as many data
points as are needed.
(6) From the set of er's, calculated E.
(7) From the capacitance data, calculate NTT-
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SECTION IV
CALCULATIONS AND RESULTS
E
When a Fapacitance transient occurs, if that transient is truly
i	 exponential with only one time constant it will follow that
i	 C(t) - CO + 00.0 - C0)(1 - C
.-t/T
)	 (13)	 11
 
C(t) = Capacitance at any time t
CO = Capacitance at start of transient
C0 .0 = Capacitance at end of transient
T	 - Capacitance time constant (an exponential function)
If a least-square fit (Reference 14) of the capacitance transient data
is made and that data proves to be in good correlation with an exponential
function as described in Equation 13, the emission rate of carriers can be
obtained. For the data shown in Figure 15 the emission rate er was
calculated as 0.062 carriers per second at 111.240K.
A set of emission rates is taken over the temperature range of 1040K
to 1220K, as shown in Figure 16. Emission rate is related to thermal
activation energy level by the Arrhenius equation
er = ATn (-AE/kT)	 (14)
where ATn is known as the 'pre-exponential factor. The pre-exponential
factor obtained from the capacitance transient method assumes that the
emission cross section is independent of temperature, so n = 2. Applying a
least-squares fit to a set of emission rates versus reciprocal temperature
(the Arrhenius plot) gives the thermal activation energy level, E. From the
exponential curve fit calculation b, the slope of the Arrhenius plot is
obtained. Applying an exponential curve fit (Figure 16): F
b = -3.0445
T,e activation energy level is found from
E 
a 
b • k
	 1000	
(15)
q
where
k Boltzmann ' s constant	 1.38 x 10-23 joules /molecule-OK
q Electron charge = 1.6 x 10-19 coulombs
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b - -3.0445
AE _ -262 meV
Thermal activation energy levels and thermal activation temperatures for
selected elements are presented in Tables 1 and 2 respectively.
The majority carrier capture rate can be calculated assuming that the
emission cross section is independent of temperature (n = 2) and of electric
field. The time constant of the capacitance rise is given by the reciprocal
of the thermal capture rate times the electron (or hole) density. Therefore}
T c1	 (16)
x
where
T = capacitance time constant (an exponential function)
x - norp
Rewriting the equation, the emission rate is found from
1
C 
	 'r
Now the concentration of the recombination or trapping centers and the
sensitivity of the CTS method is determined.
The junction space-charge layer width
Wot ' 1/^ a	 1	 (17)
Y ^DT(t)
and the high-frequency capacitance of the junction
C oc VP 
oc^
'J NDD nT
are combined to calculate the total trap concentration, NTT . The fractional
capacitance change is then equal to 1/2 of the fractional space
-charge density
change
AC = A = NTT
C 2P 2N DD
or
NDD
NTT	 C
(18)
(19)
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The change in apace-charge concentration comes from the thermal release of
trapped charge in the space charge region,
For the capacitance transient shown in Figure 19,
GC . , NTT (20)C	 2N DD
where
NDD = 10 14 atoms/cm3
AC = 5 x 10-4 pf
C = 0.345 pf
then
NTT = 2.89 x 1011 atoms Au/cm3
Experimentally it was determined that the capacitance meter has a noise
level of about .0001 pf.	 If the measured capacitance is 5 times the noise
level, then the method sensitivity is
2A
Nmm /NDD C
5 x 10-4
10-4
where
C = the maximum capacitance that the meter is set for (10 pf)
AC = SIN • noise
This sensitivity means that 1 trap in 10,000 dopant impurity atoms can be
detected if a SIN of 5 can be obtained. 	 For a typical sample with 2 x 1015
phosphorus atoms /cm3 , 2 x 10 11 traps /cm3 can be detected.
If the sensitivity is measured as 10 "4
 times the dopant impurity, then
the total number , of traps can be obtained from
NTOTAL °` NTT A • W (21)
2 (AC) A	
WNDD
x
C
as 2NDD	A	 W2
4	
.
2NDD(AC)(26V/QNDD)/e
4&V (22)^
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where V M VD + VR, the barrier height of the junction.
This equation is only valid for an abrupt junction with a spati.alL'y
constant concentration of recombination and dopant impurities, Then, if
C a noise a 10-4 pf
4(AC)V
NTOTAL	 q
2500V traps
f	 1f
V 4
NTOTAL r 10,000 traps
In performing each of the previous calculations, accurate temperature data is
essential. In order to obtain accurate temperature values a 14th-order
polynomial approximation for the T-type thermocouple is solved. The
polynomial equation (Reference 15) is
V . VO + VTT + V2T2 + V3T3 + V4T4 + V5T5 +V6T6
+ V7T 7 + V8T8 + V9T9 + V10T10 + Vllxll
+ V12T12 + V13T13 + V14.T1a 	 (731
where
V 	 M 
5.536 x 103
V 1 . 3.874 x 101
V2
 - 4.412 x 10-2
V3 • 1.141 x 10-4
V4 - 1.997 x 10-7
V5 - 9.045 x 10-7
V6 . 2.277 x 10-8
V7 a 3.625 x 10 10
V8 - 3.865 x 10-12
V9 R 2.830 x 10-14
V10 : 1.428 x 10-16
V11 a 4.883 x 10-19
V 12 - 1.080 x 10-21
V13 = 1.395 x 10-24
V14 - 7.980 x 10-28
It should be noted that Equation 23 is valid only for temperatures below
O°C. A different polynomial is used for temperatures above OoC.
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Table 1, Thermal Activation Energy Levels From CTS for n - 2
(References 2p 3, 4, 7r 16)	 r ^F
Secondary Impurity
	 Energy Level(s)
Ai
Gold EV + 0.590
EV
 + 0.345
EC - 0.588
Silver	 EV + 0.359
EC - 0.578
Aluminum EV + 0.214
EV
 + CI,13112
EV + 0.402
EC - 0.389
Sulfur	 EC - 0.276
EC
 - 0.528
Oxygen	 EC - 0.186
1
From CTS (Reference 3)
2600K
2000K
1800K
2000K
2600K
1000K
1280K
Bvel exists for that
Table 2. Selected Thermal Activation Temperature Ranges
Vanadium	 220 to
Titanium	 130 to
Molybdenum	 150 to
(Aluminum)	 150 to
(Aluminum)	 220 to
Niobium	 85 to
(Gold)	 123 to
Parentheses indicate that more than one trapping 1,
element and more than one transient will be seen.
r
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SECTION V
DISCUSSION
TSCAP and VSCAP limitations can be divided into four categories; with an
understanding of them $ and with careful experimental techniquesr most of these
limitations can be overcome.
The first limitation is resolution of measurement data. Great care must
be taken to ensure that capacitance and temperature data are accurate (an
error in temperature reading of as little as O.l oK can result in an error in
LSE of 3 meV) .
The second limitation is surface channel leakage. New peaks can result
from any signal leakage away from the diode junction. This can be eliminated
by the addition of a metal-oxide semiconductor (MOS) guard ring around rile
diode (see Figure 4).
The third limitation is leakage current or interface irregularity of the
Schottky barrier diode. A poor metal-to-silicon interface gives rise to high
leakage currentp which increases the measurement noise level and decreases
sensitivity.
The fourth limitation is resolution of overlapping signals. If the
thermal activation temperatures of two adjacent trapping levels are separated
by only a few degrees, then the bell-shaped capacitance curve (Figure 14) can
become a two-peak bell-shaped curve or a one-wide-peak curve. A rough
estimate can still be made as long as two peaks can be identified.
Even with these limitations, it is evident that CTS is a useful
technique.
i
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SECTION VI
SUMMARY
Automated and manual techniques for performing TSCAP to determine an
impurity's thermal activation temperature and electrically active 	 s
concentration are presented, An automated technique for performing VSCAP to
determine impurity activation energy level(s) f capture rate, and electrically
active concentration is also presented. Experimental, results on silicon
samples demonstrate the usefulness of these techniques in evaluating
semiconductor materials. Formulae used to calculate all TSCAP and V'SCAP
results and an cxperimental procedure are presented. Block diagrams are
provided for both the manual and automated techniques, with identification of
the equipment used in each block. These techniques can be used to detect
electrically active imurity concentrations of as little as 10 10 atoms/cm-3
in a substrate with 10 Y4 atoms/cm-3 of primary impurity concentration.
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